Apr 15, 2023 · ... Research Paper. Design of low power single precision floating point multiplier. Authors: A. V. Mutyalamma, Dr. G. Srinivasa Rao, K ...
This paper explains a single precision floating point multiplier architecture using a Vedic multiplier. It takes two single precision floating point numbers as ...
Missing: published | Show results with:published
This paper proposes an efficient method for unsigned binary multiplication which gives a better implementation in terms of delay and area. A combination of ...
Missing: IJARIIT | Show results with:IJARIIT
Mar 8, 2022 · Design of high precision low power approximate floating-point multiplier based on partial product probability analysis.
Missing: single Research IJARIIT
The main purpose of conducting this research is to design and implement a single precision floating-point arithmetic logic unit (ALU) that considered as a part ...
This paper proposes a single precision floating point low power multiplier that conforms to the IEEE 754 standard. The 24×24 significand multiplication is ...
Missing: IJARIIT | Show results with:IJARIIT
In this paper, we introduce an architecture that performs high speed IEEE 754 floating point multiplier using modified carry select adder (CSA). Modified CSA ...
The study focuses on single, double, quadruple and multi-precision floating- point multiplier architectures and seeks to identify engineering techniques ...
Missing: IJARIIT | Show results with:IJARIIT
Given the normalized single precision formats of the inputs (B is in ±[1, 2) and W in [1,. 2)), the final product is in ±[1, 4). If the multiplier's operands ...
Missing: published IJARIIT
This paper proposes a novel single precision floating-point (SPFP) multiplication algorithm and its architecture designing with high speed, low power and ...
In order to show you the most relevant results, we have omitted some entries very similar to the 10 already displayed.
If you like, you can repeat the search with the omitted results included. |